One of the main objectives of modern Microelectronics is the fabrication of devices with increased cutoff frequency and decreased level of noise. At this moment, the best devices for high-frequency, low-noise behavior are High electron mobility transistors (HEMTs) based on InGaAs and InAs channels. In this work, a complete analysis of ultrashort-gate HEMTs has been carried out by using a semiclassical Monte Carlo simulator, paying special attention to the noise performance. The validity of the model has been checked through the comparison of the simulated results with static, dynamic and noise measurements in real HEMTs. In order to reproduce the experimental results, we have included in the model some important real effects such as degeneracy, surface charges, presence of dielectrics and contact parasitics. The cryogenic performance of the HEMTs has also been analyzed. The influence of the parasitic resistances, width of the devices, value of the δ-doping and recess length has been analyzed when scaling down the gate length of the transistors to 50 nm aiming at achieving higher cutoff frequencies and better noise performance. The important effect of the impact ionization mechanisms and the consequent kink effect on the noise in both InGaAs and InAs based HEMTs have also been studied. Finally the advantages of the use of a double gate topology are quantified.
Introduction
One of the main problems found when trying to increase the operating frequency of a given active device is the degradation of the signal-to-noise ratio; in other words, the signal being amplified is hidden by the fluctuations generated by the device [1] . This problem is enhanced when dealing with low amplitude signals, originating from far emitters (as in the case of satellite communications, radio astronomy or remote sensing applications) or limited by power constraints (as in the case of mobile phones). Therefore, the improvement of the frequency performance of the devices must achieve not only the highest possible values of f t (current gain cutoff frequency) and f max (maximum frequency of oscillation), but also the lowest possible levels of noise. High electron mobility transistors (HEMTs) provide better performances than MESFETs, which in the past were the most popular high-frequency and low-noise devices. The reduction of the gate length is the typical way to enhance the high-frequency performance, and consequently the noise behavior of FETs. In fact, one possible way to diminish the noise figure of the transistors is to increase their cutoff frequency, since both are strongly linked [2] . However, the optimum bias conditions for minimum noise operation (at low current level) are not the same providing the maximum cutoff frequencies, so that, apart from the simple scaling rules, one must think about some alternative optimizations that can also be implemented in order to minimize the noise of the devices.
Important improvements can be obtained by using an adequate material system. The flexibility in the choice of the material composition of HEMTs has been made possible by the progress in material growth techniques, which permit the fabrication not only of high quality lattice matched heterojunctions but also pseudomorphic (strained) layers on both GaAs and InP substrates. Indeed, the cutoff frequencies of pseudomorphic HEMTs (pHEMTs) using InGaAs channels with increased In content are much higher than those reached by usual lattice matched In 0.53 Ga 0. 47 As/In 0.52 Al 0. 48 As HEMTs (LM-HEMTs). pHEMTs benefit from the superior mobility of the channel material and the higher energy barrier at the heterojunction, which leads to a stronger carrier confinement in the channel. High mobility narrow bandgap semiconductors such as InAs have also been used as channel materials in AlSb/InAs HEMTs (Sb HEMTs) [3, 4] , but technological difficulties (mainly related to growth defects and non-perfect heterojunctions) and the intrinsically narrow bandgap of InAs (and the consequent kink effect and gate leakage, associated with the onset of impact ionization mechanisms) have not allowed to outclass the performances obtained by InGaAs/AlInAs HEMTs by now. The best results have been obtained by using composite channels (made up with both InAs and InGaAs), leading to f max above 1 THz [5] , f t of more than 700 GHz [6] , and both f t and f max in excess of 640 GHz [7] . These remarkable results stem from the combination of the improvement of the channel transport properties with aggressive scaling (gate length below 30 nm together with gate to channel distances below 10 nm) and a crucial reduction of parasitics. Efforts are presently being made to improve the cost-competitiveness of HEMT electronics, basically focused on the promising metamorphic technology, in which the standard InGaAs/InAlAs epilayer is grown on GaAs substrates [8] .
The impressive performance of Northrop Grumman's HEMTs [5] have allowed the fabrication of MMICs providing low noise amplification at 270 GHz with a noise figure of 7.5 and 11.4 dB gain [9] , and almost enter the THz range, with an amplifier at 670 GHz with a noise figure of 13 and 8 dB gain [10] . Remarkable performances have also been obtained at 600 GHz with MMICs based on the 35 nm InGaAs HEMTs fabricated at Fraunhofer Institute [11] . But in spite of the recent technological advances, there are systems, mainly dedicated to radio astronomy, in which the room temperature noise of any present device is not sufficiently low. For such applications, it is necessary the use of cryogenically cooled low noise amplifiers (LNAs) [8, 12, 13] , so that the understanding of the physical mechanisms at the origin of the noise in HEMTs at low temperature is also very important.
Moreover, III-V HEMTs have still some hitch to be removed, like the kink effect: an anomalous increase of drain current I d at a certain high-enough value of the drain-source voltage (V ds ) [14, 15] . Apart from a decrease in the gain, this effect emerges accompanied by a significant enhancement in the gate leakage current [16] and consequently poorer noise performance of the transistors [17] . This kink effect intensifies when decreasing the bandgap of the channel material (as happens when increasing the amount of In in InGaAs channels, aiming to reach higher mobility) and when scal-ing down the gate length of the devices (leading to increased electric fields), which also enhances the short channel effects. As a consequence, in order to optimize the high frequency or the low-noise behavior of the devices (that usually cannot be reached together) not only the gate-to-channel distance must be chosen carefully, but also many other technological parameters (both geometrical and electrical): width of the device, length, depth and position of the recess, thickness and doping of the different layers, etc. Historically, these parameters have been optimized by classical simulation techniques or, when such simulations are not applicable, by the expensive 'test and error' procedure. With the use of computer simulation, the design optimization can be made in a short time and with no money spent. However, classical modelling of electronic devices meets important difficulties when dealing with advanced transistors, mainly due to their small size, and the Monte Carlo (MC) technique appears as the most appropriate choice [18] , in spite of requiring intensive computing resources.
In this work we will review the noise modelling of InGaAs and InAs HEMTs performed with a 2D ensemble MC simulator, the validity of which has been checked by means of the comparison with experimental results of static characteristics, small signal behavior and noise performance of fabricated HEMTs [13, 19] . Using this MC simulator as analyzing tool, we can optimize the values of some key technological parameters, thus providing some useful design rules for the fabrication of HEMTs aiming to high-frequency and/or lownoise applications [20, 21] .
Monte Carlo simulator
Classical modelling of electronic devices meets important difficulties when dealing with ultra-short gate HEMTs mainly due to the appearance of high electric fields leading to quasi-ballistic transport and hot carrier effects. Moreover, in the case of heterojunction devices, the electron confinement can also give rise to quantum effects such as degeneracy, energy quantization in the channel and tunneling from the channel to the gate. If an exact description were required it would be necessary to self-consistently solve Poisson and Schrödinger equations, which, for the moment, is an unaffordable task in terms of computation time for a realistic dynamic simulation. In order to overcome these difficulties, we will make use of a semiclassical ensemble MC simulator coupled with a two-dimensional Poisson solver without considering neither the quantization of energy levels in the 2DEG, nor the quantum reflection or tunneling through the gate or the barrier at the heterojunction (classical laws of conservation of energy and momentum perpendicular to the heterojunction are used). The only quantum effect taken into account is the Pauli exclusion principle, considered using the rejection technique described in [22] , where the electron heating and nonequilibrium screening effects are introduced by using the local electron temperature [23, 24] . Three non-parabolic spherical valleys ( , L and X) with ionized impurity, alloy, polar and non-polar optical phonon, acoustic phonon and intervalley scattering mechanisms are taken into account. Material parameters for the Al 0.48 In 0.52 As/Ga 0.47 In 0.53 As heterojunction are reported in Ref. [23] and for InAs/AlSb in [25] .
Ohmic boundary conditions [26] are considered at the drain and source contacts, with non-uniform profiles of potential and electron concentration (as if real top electrodes were used) [27, 28] . The gate Schottky contact allows carriers to leave the device, but it does not inject them. The Schottky barrier height, V Sch , is not included in our simulations, so it must be introduced externally.
The effect of the surface potential at the cap and recess surfaces of the device is modelled through a fixed negative surface charge (which is a good approximation at low biasing) that provokes carrier depletion in its surroundings [29] [30] [31] . The value of the surface charge is not the same in the whole device, since in the bottom of the recess the interface semiconductor is non-doped AlInAs (or AlSb in Sb-HEMTs), while in the rest it is the highly doped cap layer material. These two values of the surface charge will be taken as adjustable parameters that allow the fitting of the experimental I -V characteristics.
State-of-the-art InGaAs and InAs HEMTs are very susceptible to suffer impact ionization processes due to the small bandgap of the channel material and the very high electric fields appearing in the gate-drain region when the device dimensions are shortened to improve the operation frequency. Impact ionization and the subsequent hole dynamics (jointly with recombination processes) are responsible for the kink effect [14, 15] . Kink phenomena, not completely understood in short-channel HEMTs, lead also to a large enhancement of the noise in the transistors [17] . We have included in the MC simulator all the processes causing the kink effect, essentially impact ionization and hole recombination. Electron impact ionization is implemented by using the Keldysh approach [32] , with a probability per unit time
where E is the electron kinetic energy, E th the threshold energy and S a measure of the hardness or softness of the threshold. Hole impact ionization is negligible for the considered applied voltages. Typically, E th and S are adjusted to reproduce the ionization coefficients measured experimentally [33, 34] . Hole recombination is considered to take place with a characteristic time τ rec , i.e. with a probability 1/τ rec .
Parasitic elements: small signal equivalent circuit
In order to carry out the comparison of the measured results (extrinsic) with those obtained from the simulation (intrinsic), it is necessary to include in a post-processing stage the parasitic elements that are not present in the MC simulation. First, the source and drain contact resistances (R s and R d ) must be included analytically in the calculation of the I d −V ds characteristics [35] (since the simulations are performed at constant intrinsic V gs , it is necessary to interpolate the results to obtain I d − V ds curves at constant extrinsic V gs ). R g does not affect the static results due to the null mean gate current. The extrinsic small-signal equivalent circuit that we will use for the RF and noise calculations is shown in Fig. 1 . The shaded area corresponds to the intrinsic section, represented by the most commonly used intrinsic equivalent circuit for HEMTs [29, 36] . These intrinsic elements are extracted taking as a basis the Y parameters of the HEMT, calculated using the classical MC technique [37] (Fourier-transforming the transient gate/drain current response to voltage steps applied at both gate and drain contacts). For a correct comparison between the intrinsic experimental and simulated equivalent circuits, we have to consider that even when de-embedding the extrinsic parameters from the experimental results, there are still some effects that the MC is not accounting for, such as fringing and cross talk capacitances in the layout. Three extrinsic capacitances, C ext gs , C ext gd and C ext ds , must be added to the MC results to reproduce the effects associated with the topology of the metallic accesses to the devices. The values of these quasi-extrinsic capacitances are determined by fitting the experimental data at zero current, where it remains only the effect of the geometric (extrinsic and intrinsic) capacitances, independent of the biasing. The intrinsic equivalent circuit obtained from the MC simulation together with these additional capacitances correspond to the 'intrinsic' smallsignal equivalent circuit from the point of view of exper- imental measurements, which is determined excluding the effect of contact resistances, capacitances and inductances [36] . Thus, we must perform the comparison of the measured 'intrinsic' equivalent circuit with the coupling of the usual intrinsic circuit obtained from MC simulations and the extrinsic capacitances, which is represented in Fig. 1 inside the dotted box. The intrinsic Y parameters of the HEMT obtained with the MC simulations, Y int , are then modified as
with ω the angular frequency and j the imaginary unit. At this point, the intrinsic small-signal equivalent circuit obtained from the new Y parameters can be compared with that extracted experimentally from the measurement of the S parameters of the transistor (taking away the effect of the contact parasitics) [36] . Contact resistances have also been included in the extrinsic equivalent circuit. R g has an important effect on the high frequency and noise behavior of the HEMTs, since in dynamic regime the gate current takes a significant value (which increases with frequency). In both static and dynamic calculations the values used for R s , R g and R d (only R s and R d in DC) are similar to those measured experimentally. The capacitances and inductances of the contacts have not been considered for the noise calculations since they do not affect the noise figure of the device (the only sources of thermal noise are the contact resistances), they just change the optimal admittance for which the minimum noise figure is found.
Intrinsic noise parameters: P, R and C
Once the equivalent circuit elements and Y parameters are calculated, the noise characterization of the device can be performed. It requires firstly the calculation of the spectral densities of the drain-and gate-current fluctuations and its complex cross-correlation, S i d , S i g and S i g i d , respectively, by means of the Fourier transform of the corresponding correlation functions obtained from simulations of long current sequences (see Ref. [38] ). Then the intrinsic dimensionless noise parameters P, R and C defined by Pucel et. al in [39] are determined as follows [2, 40, 41] 
where K B is the Boltzmann constant and T 0 the reference temperature of 290 K. P, R and C represent the drain and gate noise sources and their cross-correlation, respectively, and can provide interesting information about the physical origin of the noise of the devices.
Practical description of noise: minimum noise figure
Even if the noise spectral densities and P, R and C parameters can provide physical information on the noise of the devices, from the point of view of practical applications it is much more useful to characterize the noise behavior of the transistors through their minimum noise figure, NF min . The noise figure, NF represents the noise added by the device to the signal that it is amplifying, which has an absolute minimum, NF min , when the input admittance is Y opt . However, NF min does not provide all the information about the noise, yet for a complete noise characterization four parameters are needed: NF min , noise resistance, R n , and the real and imaginary parts of the complex optimum admittance, Y opt (or its corresponding complex reflection coeffi-
which is the commonly measured quantity, being Z 0 =1/Y 0 the characteristic impedance of the system, generally 50 ). The intrinsic minimum noise figure, NF int min , can be calculated following the classic work of Rothe and Dahlke [42] 
with
where *, Re and Im stand for complex conjugate, real part and imaginary part, respectively, of the corresponding complex magnitude; Y cor is the correlation admittance (associated to the correlation between gate and drain noise) and Y i j the extrinsic Y parameters of the HEMT (calculated using the equivalent circuit of Fig. 1 ). By determining all four noise parameters, not only the minimum noise figure of the device will be known, but also the admittance one has to connect in parallel to its input to obtain this optimum noise behavior, Y opt . Moreover, the value of the noise resistance R n informs on how the noise figure, NF, increases when the source admittance,
These four noise parameters are complemented with the associated gain, G ass , which informs on the capability of the device to amplify a signal with minimum noise (with Y opt connected to the input). G ass is therefore the power gain of the configuration corresponding to the minimum noise condition and can be calculated as follows
Another important noise parameter from a practical point of view is the noise figure with the input matched (Y s = 1/Z 0 = 1/50 −1 or, which is the same, s = 0). It is usually called NF50 (and G50 the corresponding gain)
The value of NF50 is often employed to experimentally determine the value of R n [1] . For the determination of the extrinsic noise parameters, in addition to the intrinsic noise sources, the parasitic elements of the equivalent circuit must be considered. The intrinsic noise is represented by means of the spectral densities (or equivalently, by the P, R and C parameters), while the extrinsic noise comes from the thermal fluctuations originated in the contact resistances, R s , R g and R d . The method of extraction of the extrinsic NF min , already presented in [19] , is detailed in the work of Greaves and Unwin [43] .
Monte Carlo versus analytical noise models
In order to better understand the influence of each of the intrinsic and extrinsic noise sources, the use of an analytical model for obtaining the behavior of NF min in HEMTs, mainly at high frequency, would be extremely useful. The semi-empirical Fukui model [44] (with four empirical parameters, providing small insight into the physical origin of the noise) and the Pospieszalski noise model [45] (assuming ambient temperature at the gate resistance and no correlation between gate and drain noise; with only one free parameter, the drain temperature) have been widely used. However, they are not able to provide an accurate description of the noise of HEMTs as a function of the bias, temperature and frequency, as achieved by MC simulations not only under optimum noise tuning conditions but also for every input and output impedances connected to the device. Indeed, the noise behavior of state-of-the-art HEMTs cannot be explained by using simple approximations like those used in classical models for long channel devices, mainly because important elements of the small signal equivalent circuit of the devices (C ds , C gd and g d ) are not considered [2, 39] .
Following Pucel et al. [39] , NF min can be calculated as a power series of the frequency, f , through
T a and T o are the ambient and the reference temperature, respectively, and f c = g m /2πC gs the intrinsic cutoff frequency. For low frequencies ( f << f c ) Eq. (9) can be simplified by truncating the series at the first order term. By using f c = g m /2π(C gs + C gd ), the results obtained using Eq. (9) agree well with the MC results, but only at low frequency, since more terms would be needed when f approaches f c . Also, the frequency-dependent values of P, R, C and the elements of the small signal equivalent circuit lead to the failure of the model at high frequency. However, Eq. (9) is useful to understand the influence of both the intrinsic and extrinsic noise sources and helps to identify the qualitative contribution of each of them. For example, it is clear that the higher is C (gate and drain noise sources are more correlated) the lower is NF min due to the cancellation between the drainand gate-current noise sources, and also that the reduction of both R s and R g is of key importance for optimizing the overall noise performance of HEMTs. Moreover, the use of the MC method has an important advantage over analytical models when dealing with the calculation of noise: no assumption is made about the values, correlation or location of the noise sources. On the contrary, the microscopic noise sources (the individual scattering mechanisms) are intrinsically accounted for. The same applies for the description of the dynamic response. The MC results do not rely on an specific configuration of the equivalent circuit; the values of the S or Y parameters of the transistors (and their frequency dependence) are directly computed from the detailed time-domain response resulting from the microscopically simulated transport processes. Comparison of the I d − V ds characteristics (also the extrinsic g m and g d are shown in the inset for V ds = 0.8 V) measured in a real 100 nm-gate InGaAs HEMT with those obtained from the MC model (whose SEM images and simulated geometry are sketched at the left). From Ref. [21] 7 Comparison with experimental results: 100 nm-gate InGaAs HEMT Figure 2 shows the SEM images of the cross section of a real 0.1 µm recessed-gate δ-doped HEMT with 2 × 50 µm width fabricated at the IEMN. The layer structure of this HEMT, which has been considered in the simulations already presented in Refs. [23] and [46] , consists of an InP substrate, a 300 nm Al 0.48 In 0.52 As buffer followed by a 25 nm thick In 0.53 Ga 0.47 As channel, three layers of Al 0.48 In 0.52 As (a 5 nm spacer, a 5 × 10 12 cm −2 δ-doped layer, modelled as a 5 nm layer doped at N D = 10 19 cm −3 and a 10 nm Schottky layer), and finally a 10 nm thick In 0.53 Ga 0.47 As cap layer (N D = 5 × 10 18 cm −3 ). The simulated devices, sketched in Fig. 2 , have exactly the same layer distribution as that of the real HEMT and nearly the same geometry. By adjusting separately the surface charge at the cap layer and at the bottom of the recess (whose values are σ c = −6.2× 10 12 cm −2 and σ r = −4.3 × 10 12 cm −2 , respectively) and using contact resistances of about 0.4 .mm, the static I − V characteristics of the real HEMT have been reproduced quite closely. The Schottky barrier height is taken to be 0.75 V. In Fig. 2 we can also observe that the kink effect begins to be significant at V ds > 0.8 V, increasing the slope of the curves and worsening the agreement with these simulations (where this process is not taken into account). The inset of Fig. 2 presents the values of the extrinsic transconductance, g m , and drain conductance, g d , calculated from the I d -V ds curves, that show also a good agreement with the measurements.
The intrinsic elements of the small-signal equivalent circuit of Fig. 1 have then been extracted with MC simulations and compared with experimental measurements by adding the effect of the quasi-extrinsic capacitances C ext gs , C ext gd and C ext ds (with values of 220, 70 and −30 fF/mm, respectively). Figure 3a shows the experimental and simulated values of C gs , C gd and C ds as a function of the drain current for an extrinsic drain voltage of 0.8 V. The intrinsic current gain cutoff frequency (Fig. 3b) , f c = g m /2πC gs , is also shown. A notable agreement between the experimental and simulated values of the equivalent-circuit elements is observed.
The simulated and experimental values of NF min and G ass at 19 and 94 GHz are plotted in Fig. 3c, d, both showing a very good agreement. Absolute minimum noise figure values of NF min ≈ 0.8 dB with G ass ≈ 12.0 dB @19 GHz and NF min ≈ 3.0 dB with G ass ≈ 4.0 dB @94 GHz are obtained at I d about 60 A/m. By adjusting the reference plane for the measurements we have also obtained a good fitting for the experimental results of R n and opt (whose values are strongly dependent on the position of such reference plane), for the first time using MC simulations [21] . quasi-ballistic transport, they are the perfect tool to perform the optimization of the noise of HEMTs at low temperature. Even if the usual operating temperature of cryogenic LNAs is 4-15 K, MC simulations have been made at 77 K in order to remain within the validity limits of our semiclassical approach. The study has been performed in a 130 nm-gate InGaAs HEMT fabricated at Chalmers University of Technology with a similar layer structure of that of Fig. 2 (in this case thinner channel and spacer of 15 and 3 nm, respectively, and smaller width of 2 × 10 µm). More details are given in [8] and [13] . Using values of σ c = −5 × 10 12 cm −2 and σ r = −2.2 × 10 12 cm −2 (satisfying the experimental value of n s = 1.4 × 10 12 cm −2 , nearly temperature independent), MC simulations reasonably reproduce the I -V curves of such HEMT at both 300 and 77 K, as shown in Fig. 4 . Values of R s = 0.1 .mm and R d = 0.06 .mm have been considered at 300 K and R s = 0.05 .mm and R d = 0.03 .mm at 77 K. In good agreement with experimental results [8] , parasitic resistances are halved when cooled from 300 to 77 K. Figure 4 shows that for I d above 300 mA/mm, the agreement between measurements and simulations is not perfect due to the kink appearing in the experiments (more pronounced at 77 K). This kink is not related to impact ionization since it happens for low values of V ds (around 0.4 V) and we attribute it to the presence of traps. This mechanism was not included in the simulations and therefore the kink is not observed in the MC results. On the upside, we are interested in the low noise region, or what is the same, the low current region, not affected by this effect. And the important point is that a significant increase of the transconductance is observed in this region when decreasing temperature from 300 to 77 K. For I d = 50 mA/mm g m reaches a value of 1,200 mS/mm at 77 K when at 300 Kg m was only 750 mS/mm.
In order to characterize the extrinsic dynamic performance of the HEMT, the cut off frequency f t has been experimentally measured and obtained from the simulations (adding to the intrinsic MC results the influence of the parasitic ele- Inset: simulated |H f e | 2 versus frequency at 300 and 77 K. Extrapolated f t is marked. From Ref. [13] ments shown in Fig. 1 ), taking as a base the frequency dependent current gain |H f e | 2 . As can be observed in the inset of Fig. 5 , |H f e | 2 shows the expected 20 dB/dec decay up to 50 GHz and the value of f t has been obtained by taking the value for which the extrapolation of this slope goes to 0 dB. Even if MC results overestimate f t (due to the underestimation of C gs and g d , mainly for I d above 100 mA/mm), Fig. 5 shows a good agreement between the simulation results and the experimental measurements in the current range under study. The important result is the moderate increase of f t when decreasing the temperature from 300 to 77 K (around 20 GHz for I d = 100 mA/mm), mainly due to the enhancement of g m (partially compensated by an increase of C gs ). Intrinsic noise has been analyzed making use of the P, R and C noise parameters, calculated following Eq. (3) and shown in Fig. 6 . It should be bear in mind that simulated values of R and C are not very precise due to the uncertainty in the MC calculation of the gate current fluctuations. The improvement in the intrinsic noise upon cooling is not so high, but a slight decrease of P and R and an increase in C can be observed when comparing the 300 and 77 K results. All of these variations contribute in the good direction for the reduction of the noise figure, shown in Fig. 7 .
The minimum noise figure shows the typical U-shape, mainly due to the influence of R n , which increases at both high (due to the increase of the drain noise, associated with the P parameter, Fig. 6a ) and low drain current (due to the decrease of the cut-off frequency). Thus, NF min exhibits a minimum at intermediate gate bias, for low I d , the so called low-noise bias conditions. A minimum in the simulated NF min of 0.15 dB (corresponding to a noise temperature 10 K) has been observed around 80 mA/mm at 300 K and of 0.05 dB at 20 mA/mm (noise temperature 3.36 K) at 77 K. In good agreement with these results, in the measurements made in a 4-8 GHz LNA, a minimum in the noise figure was observed at I d = 75 mA/mm for 300 K and at I d = 15 mA/mm for 10 K. This confirms that the low tem- Fig. 7 Simulated minimum noise figure as a function of the drain current at 300 and 77 K @6 GHz at V ds = 0.6 V. From Ref. [13] perature MC simulations capture well the improvement in the noise due to the cooling, and also the optimum bias conditions, obtained for lower I d , [13] .
Optimization of the topology of InGaAs HEMTs
The reduction of the gate length, L g , down to the technological limit (around 20 nm) is the main way to achieve the best performance of HEMTs. However, some constraints must be taken into account. When reducing the gate length it is convenient to keep constant the aspect ratio (gate length over gateto-channel distance) in order to limit short-channel effects. This operation can lead to the appearance of other unwanted effects, like the depletion of the channel due to the surface potential or the tunneling of electrons from the channel to the gate. Here we will study the influence of important design parameters like the δ-doping level, the width of the devices and the recess length, in order to obtain their optimum values for maximum frequency and minimum noise operation in the case of 50 nm-gate HEMTs [20, 21] . The geometry of the simulated devices, shown in Fig. 8a , is similar to that of the 100 nm-gate HEMT studied in Sect. 7 (see Fig. 2 ). Only the gate length and the thickness of the different layers are modified. In this case, the thickness of the channel is 10 nm and the gate-to-channel distance 12 nm. The aspect ratio decreases from 5.0 in the 100 nm device to 4.2 in the 50 nm one. Consequently, short channel effects are expected to be more important in the latter. The value of the δ-doped layer doping is a key parameter, since it must be sufficiently low to avoid conduction through it, but high enough to fill up the channel. The charge of the δ-doped layer must also be able to screen the influence of the surface charge placed on the recess, thus avoiding the depletion of the channel, effect which depends also on the gate-to-channel distance. The combination of all these effects can be easily taken into account through the MC simulation of the transistor. We have performed the simulations with four different values for the δ-doping: 5, 6, 7 and 8×10 12 cm −2 . The recess length has also a significant influence on the electric field profile inside the devices. In order to study its influence on the frequency and noise performance of the devices we have simulated 50 nm-gate HEMTs with a recess of 100 nm (denoted by LR-HEMTs, whose geometry is shown in Fig. 8a ) and 20 nm (SR-HEMTs) at each side of the gate.
In Fig. 8b it can be observed that, with the same δ-doping of 5 × 10 12 cm −2 , the current decreases when the gate length is reduced from 100 to 50 nm, although an increase was expected (due to an enhanced velocity overshoot of the electrons in the channel). The cause for this degradation of the transport properties is the depletion of the channel provoked by the surface charges lying in the bottom of the recess, whose effect is stronger due to a shorter distance to the δ-doped layer. To solve this problem the value of the δ-doping must be raised, thus increasing the current provided by the device. The increase of the current also enhances the transconductance, but has its negative counterpart; high values of the δ-doping lead to conduction through the δ-doped layer (parasitic channel), thus increasing the drain conductance (not shown) and degrading the extrinsic performance of the device. Also the values of C gs and C gd raise with a higher δ-doping, thus worsening the dynamic performance of the devices.
The extrinsic frequency performance of the devices can be characterized, in addition to the use of f t , through the maximum frequency of oscillation, f max , which corresponds to the frequency where the unilateral power gain, U , goes to unity. In order to obtain U and f max (in parallel with |H f e | 2 and f t ), the extrinsic Y parameters of the devices have been obtained with MC simulations by adequately introducing the values of the parasitic elements of the equivalent circuit. The maximum values of f t and f max for the 100 and 50 nm HEMTs are plotted in Fig. 9 , showing that the reduction of the gate length allows improving the frequency performance of the HEMTs due to lower gate capacitances. Fig. 9 Maximum value of f t and f max versus δ-doping for the 100 and 50 nm HEMTs. V ds = 0.5 V Figure 9 also shows that, while f t increases, f max decreases when increasing the δ-doping. The increase of f t can easily be explained by the increase of g m (which is more important than that of C gs ). Moreover, following the behavior of g m , the most important enhancement is obtained when the δdoping is raised from 5 to 6 × 10 12 cm −2 (for higher values, both g m and f t are only slightly enhanced). The origin of the decrease of f max with the δ-doping is the degradation of the g m /g d and C gs /C gd factors, which are important for f max but do not affect the value of f t . These dependencies were confirmed in [49] , where the experimental results obtained in 130 nm gate HEMTs follow the trends predicted by our MC simulations in [20, 21] .
As concerns the dependence on the recess length, the static characteristics of the SR-HEMTs are practically the same as those shown in Fig. 8b for the LR-HEMTs. However, even if I d and g m are similar for both types of devices some slight differences appear: g d increases and C gs decreases when reducing the recess length (in qualitative agreement with the usual results in experimental devices). The lower C gs leads to a higher f t in the SR-HEMTs with respect to LR-HEMTs, but f max is lower due to the increase of g d .
In Fig. 10 , NF min at 94 GHz is represented together with G ass as a function of the drain current for the 50 and 100 nm HEMTs. The dependence of the absolute minimum of NF min (and its G ass for the same bias point) on the value of the δdoping is also shown. Figure 10a shows that for the same δ-doping of 5 × 10 12 cm −2 , the 50 nm HEMT exhibits an improved NF min with respect to the 100 nm device (2.4 against 3.0 dB), and for a lower current level. Another advan- Fig. 10 Comparison of the 100 and 50 nm HEMTs with different δdoping (just 5 × 10 12 cm −2 for 100 nm) and recess lengths. a NF min and b G ass at 94 GHz versus I d (for the LR-HEMTs with V ds = 0.5 V). c Absolute minimum of NF min and d corresponding G ass (for the bias point of minimum noise) versus δ-doping tage of reducing the gate length, from the point of view of low-noise operation, is the increase of G ass (Fig. 10a) , passing from 4 dB to more than 6 dB (value which is nearly independent of the δ-doping). Figure 10c , shows that a higher δ-doping increases the value of NF min , but it is possible to minimize this degradation by shortening the recess length (due to the reduction of C gs , that has a strong influence on NF min ).
The intrinsic MC simulation of the devices does not depend on the device width, W , since the only output parameter is the current, which scales linearly with W (the obtained current density is constant). However, the different dependence on W of the extrinsic elements of the equivalent circuit makes the extrinsic dynamic and noise behavior of the devices to be dependent on W . One can assume that the extrinsic capacitances C ext gs and C ext gd are directly proportional to W . However, for very short W , these geometric capacitances do not actually vanish but reach a certain saturation value due to fringing effects. This offset (the value that the capacitances take for W = 0) makes the relative effect of the parasitic capacitance to be more important and leads to a deterioration of f t , f max and NF min . Figure 11 shows their values obtained with no offset and by considering offset values of 3.0 and 1.0 fF for both capacitances (in the range of the experimental values). Figure 11a shows how f max increases when decreasing W , reaching a quasi-saturated value when W is lower than 10-20 µm. However, if the correct model for the parasitic capacitances (with offset values) is used, it can be observed that the value of f max first increases when reducing W , but only down to a certain value of W , for which f max begins to decrease. Therefore, the maximum value of f max is obtained for an intermediate value of W , around 50 and 30 µm if the offset is 3.0 and 1 fF, respectively. In the case of f t , an important decrease is observed for low W when introducing the offset capacitances. In both cases it is more important the influence of the offset of C ext gd than that of C ext gs . In order to show the dependence of the noise behavior on W , the values of NF min and G ass , together with those of NF50 and G50 are plotted in Fig. 11b , c. In the figure it can be observed how the reduction of the offset parasitic capacitances is very important for the improvement of the low-noise operation of the HEMTs (decrease of NF min and increase of G ass ) mainly when W is lower than 50 µm. Again, the value of W for an optimum noise performance must be chosen as a tradeoff between the small width needed for the reduction of the gate resistance and a sufficiently large one for avoiding the effect of the offset parasitic capacitances and problems of matching. In fact, it is interesting to see that NF50 is less affected by the offset capacitances than NF min , but both G ass and G50 can be strongly degraded if the value of W is not adequate. From Fig. 11 it can be easily c that the highfrequency and low-noise performances of HEMTs can be (a) (b) (c) Fig. 11 a f t and f max , b NF50 and NF min , and c G50 and G ass at 94 GHz for the 50 nm LR-HEMT with δ = 5 × 10 12 cm −2 as a function of the width of the devices. Three different models for the extrinsic capacitances are used, without offset (solid lines), with offset of 1 fF (dashed lines) and 3fF (dotted lines). The inset shows C ext gs and C ext gd versus W in the different models much improved not only by adequately choosing its W , but also by reducing the value of the offset parasitic capacitances with an optimum design of the device masks (for example by using single finger gates [40] , for which the offset capacitances are lower than with typical multifinger topologies).
Kink-effect related noise in InGaAs and InAs HEMTs
MC simulations, by providing information about the microscopic internal quantities of interest in the devices, allow identifying the physical origin of some peculiar behavior of HEMTs. Such is the case of the kink effect, present both in InGaAs and InAs transistors [15, 50] . It consists in an anomalous increase in the drain current I d at sufficiently high drain-to-source voltages V ds , which leads to a reduction in the gain and a rise in the level of noise [17, 51] . Even if the influence of kink effect on the DC, AC and noise behavior of the transistors is similar for both InGaAs and InAs technologies, its physical origin exhibits signif- Fig. 12 Comparison between the experimental output characteristics and those obtained with MC simulations with and without impact ionization for the isolated-gate Sb-HEMT whose schematic topology is also shown. From Ref. [50] icant differences, mainly related to the location inside the device of the holes (generated by impact ionization) at the origin the effect. For the analysis of this phenomenon is therefore essential to include in the model impact ionization events as well as hole recombination, that we consider following the models described in Sect. 2. We have obtained a good agreement between MC simulations and experimental measurements for the case of the 225 nm-gate InAs/AlSb HEMT of Refs. [49, 50] (its geometry and output characteristics are shown in Fig. 12 ), whose gate is isolated in order to avoid the gate leakage. The best fit has been obtained when using contact resistances with values R s = 0.13 .mm and R s = 0.38 .mm, and setting the impact ionization parameters to E th = 0.41 eV, S = 10 12 s −1 and τ rec = 0.05 ns.
MC simulations enable the identification of the physical origin of the kink effect in both InGaAs/InAlAs and InAs/AlSb HEMTs as follows [15, 50] . For high enough V ds the holes generated by impact ionization mechanisms, mainly in the gate-drain region, move towards the source contact. This happens for V ds about 0.7 and 0.3 V for InGaAs and InAs HEMTs, respectively, when the gate-to-drain voltage provides the electrons with a kinetic energy similar to the bandgap of the channel semiconductor (0.75 eV for InGaAs and 0.35 for InAs). In the case of InGaAs HEMTs, the generated holes are confined in the channel (type I heterojunction) and tend to pile up under the source side of the gate, Fig. 13a . For the Sb-HEMT, the valence band discontinuity and the electric field benefit the descent of the holes towards the AlSb buffer (type II heterojunction), where they accumulate, mainly under the gate and at the gate-drain region of the transistor, Fig. 13b . Due to this pile-up of positive charge, the potential barrier which controls the passage of electrons through the channel is lowered, thus the channel is further opened and I d increases, leading to the kink effect in the output characteristics. The rise of I d is basically due to this The low-frequency value of S id , Fig. 13e , f, is found to increase with V ds (due to the higher number of impact ionization events) and τ rec , both enhancing the pile-up of holes under the gate. The charge fluctuations in the hole pile-up are strongly coupled to the drain current fluctuations by the selfconsistent potential (due to the strategic position of the holes, Fig. 13a, b) , and they enhance S id (0). Indeed, S id (0) depends on V ds and V gs in a similar way to that shown by the kinkrelated increase of I d : more pronounced for (i) higher V ds and (ii) lower V gs in InGaAs-and higher V gs in Sb-HEMTs. However, the relative increase of S id (0) with respect to its value when impact ionization is not considered in the simulations is much higher than that of I d . Thus, in conditions where the kink effect in the I d − V ds curves is hardly detectable (for example when V ds is just above the onset of impact ionization mechanisms, V ds = 1.0 V for the InGaAs HEMT, Fig. 13c , and V ds = 0.3 V for the Sb-HEMT Fig. 13d ), S id (0) already exhibits a significant increase (Fig. 13e, f) . This indicates that when HEMTs are biased in the vicinity of the kink onset, even if the static behavior of the transistors is not perturbed, their noise performance can be severely degraded, since drain noise is extremely sensitive to the dynamics of holes generated by impact ionization.
The cutoff of this excess noise should thus be related to the characteristic time of the fluctuations of the amount of accumulated holes. In fact, Fig. 14, corresponding to the InGaAs transistor, shows how the spectral density of drain-current fluctuations, S id ( f ), for the applied voltages for which impact ionization events take place (V ds > 1.0 V), presents a low-frequency plateau (which is not present when impact ionization is removed from the simulations) whose cutoff frequency is linked to the impact ionization rate and the hole recombination time, thus being of the order of 1/τ rec . At higher V ds the level of the plateau increases, since the effect of impact ionization is more pronounced and the increment of I d is larger, see Fig. 13c . Within our MC model, which does not include gate tunneling, the gate noise at low frequency is null in the absence of impact ionization. In contrast, in the presence of the kink we find that it exhibits the expected full shot noise behavior; thus S ig (0) is close to 2ql g (not shown) [17] , being maximum when the device is near pinch-off, just where optimum noise conditions are obtained. This will lead to a degradation of the noise figure of the transistors due to the increase of both S id and S ig . As a consequence, kink effect must be avoided in order to improve the low-noise performance of HEMTs.
Double gate InGaAs HEMTs
One possible way to enhance the performance of HEMTs is the use of the double-gate (DG) geometry (a gate is placed on each side of the conducting channel, Fig. 15 ) [52, 53] . In spite of the technological difficulties for the fabrication of DG-HEMTs, they offer numerous advantages over conventional single-gate (SG) devices by providing a better charge control. Thus, the DG-device exhibits a better pinch-off behavior, lower g d and higher g m . The source and drain parasitic resistances are lower due to the higher electron concentration, and R g is practically halved (two contacts are used), this leading to a considerably improved extrinsic dynamic behavior (in terms of f max ) [53] . Due to all these advances introduced by the DG-architecture, an improvement of the intrinsic and extrinsic noise performance is also expected. These expectations have been confirmed by the MC simulations of the 100 nm-gate DG-HEMT shown in Fig. 15 when compared with its SG counterpart (Fig. 2) , see Ref. [53] . Figure 16 shows the good agreement obtained between MC simulations and experimental measurements of I d − V ds curves (and also for the small signal equivalent circuit elements, before the onset of trapping effects for high V gs ).
Even if noise measurements were not performed for the DG-HEMT, the results obtained with MC simulations, Fig. 17 , allow us to the compare the noise performance of both kind of topologies. P and R (Fig. 17a, b ) take higher values in the SG-device. This happens because carriers in the an excess of gate current noise. The suppression of these real space transfer processes reduces both drain and gate current noise. On the other hand, C is about the same for both types of devices, Fig. 17c , since the electron dynamics inside the channel and the gate-channel coupling are similar.
The extrinsic noise performance of the devices is described through the parameters NF min and R n together with G ass . In Fig. 17 we present their MC values @94 GHz for V ds = 0.5 V as a function of I d for both DG-and SG-HEMTs. The corresponding intrinsic values, calculated without considering the parasitic contact resistances R s , R d and R g , are also plotted for comparison. The intrinsic NF min is lower in the DG-than in the SG-HEMT (the minimum values are 1.1 and 1.4 dB, respectively) due to the reduction of the intrinsic drain and gate noise (lower P and R). When the contact resistances are taken into account, the extrinsic NF min is significantly improved by the use of the double gate architecture, not only due to the better intrinsic behavior but also to the lower parasitic contact resistances. The extrinsic R n and G ass are also much improved in the DG-structure, thus allowing both for a better noise matching and a higher gain at low noise conditions, and, as a consequence, a more flexible MMIC design.
Conclusions
We have performed an exhaustive analysis of static, dynamic and noise performance of InGaAs and InAs HEMTs by using a MC simulator whose results have been contrasted with experimental measurements. A very good agreement has been found in the I d − V ds characteristics, small-signal and noise parameters, thus confirming the validity of the simulation model. The effect of the extrinsic elements of the smallsignal equivalent circuit on the noise behavior of the devices has been analyzed, thus obtaining important information that can be used for the optimization of the fabrication process. We have found that the reduction of the gate resistance is the most efficient method for obtaining low-noise devices.
When scaling down the gate length below 100 nm, the simulations show that the noise level is deteriorated with the increase of the δ-doping; therefore, its value must be as low as possible while maintaining a sufficient level of current. A decrease of NF min is observed when reducing the width of the devices, W , with a lower limit imposed by the offset value of the parasitic capacitances, that degrade the low-noise operation for small W . Moreover, the increase of R n for low W leads to a considerable deterioration of NF50, thus being critical to work at the optimum matching conditions in order to achieve a low noise level. We have also confirmed that when reducing the recess length the I − V characteristics of HEMTs are almost unchanged, but a slight degradation of f max (due to the increase of g d ) and an improvement of NF min and NF50 (due to the reduction of C gs ) take place (with similar gains).
The effect of the impact ionization processes and the consequent kink effect on the noise of both InGaAs/AlInAs and InAs/AlSb HEMTs have also been studied. The kink is originated by the pile-up of holes that counteract the effect of the gate potential avoiding the channel pinch-off. Due to the different type of heterojunction, the accumulation of holes takes place at the source side of the gate in InGaAs/AlInAs HEMTs, while for Sb-HEMTs they are placed at the AlSb buffer (under the gate and at the gate-drain region). An important increase of the drain-current noise at low frequency takes place in the presence of the kink due to the strong coupling between the fluctuations of hole density in the pile-up and the drain current. The gate current is found to exhibit shot noise related to the hole gate-leakage current, thus taking the highest values near pinch-off, close to the optimum biasing conditions for low noise operation. We conclude that the kink effect strongly degrades the noise performance of HEMTs, even at microwave frequencies, due to the increase of both S id and S ig .
Finally we have confirmed the improvement obtained with the use of the double gate topology. The extrinsic noise behavior (in terms of NF min , G ass and R n ) is significantly enhanced due not only to the better intrinsic noise performance, but also to the lower R s , R d and R g .
As overall conclusion, the MC technique has been shown to be a powerful tool for the analysis of noise in highfrequency semiconductor devices, in particular ultra-short gate HEMTs based on high mobility semiconductors such as InGaAs or InAs.
